Fault Attacks & Side Channels
summary
Demonstrates two concrete breaks: lattice-based fault attacks convert additive random faults into hidden number problem instances and recover deterministic ECDSA secrets by running LLL/BKZ, achieving 100% recovery with 10–15 faults for errors ≤160 bits and still high success up to ~245 bits; shows CT‑RSA 2022 and CHES 2022 infective countermeasures fail. Presents a hardware accelerator (PQSHIP) for CRYSTALS‑Kyber/Dilithium with shared modules, reducing combined area ~30%, speeding ops 20–300× vs Cortex‑M4, and proving domain‑oriented masking removes leakage at ~2.5× area/latency cost.
AI-written summary · about
chapters (20)
- 0:00Introduction to fault attacks
- 1:50Countermeasures against faults
- 3:38Infective countermeasures explained
- 5:32Breaking ECDSA countermeasures
- 9:56CHES 2022 infective scheme
- 15:11CT-RSA 2022 countermeasure
- 17:24Simulation and attack results
- 18:32Conclusion on fault attacks
- 19:37Introduction to post-quantum crypto
- 21:00NIST post-quantum standards
- 22:04Lattice-based cryptography basics
- 24:52Side-channel attack concerns
- 26:21Hardware design methodology
- 29:11Polynomial arithmetic in hardware
- 30:39Side-channel protection with masking
- 31:21Implementation results overview
- 34:58Combined Kyber and Dilithium
- 36:02Side-channel countermeasure evaluation
- 37:46Conclusion on hardware work
- 38:30Q&A session
related talks
40mPost-Quantum
24mSecurity through Transparency: Tales from the RP2350 Hacking Challenge
45mKeynote: How to Build Hardware Trojans
47mThreshold Signatures and Fault Attacks
42mEscaping The Sandbox: Side Channel Shenanigans On Our DIY Chip
35mDiscussion on standardization
57mUnboxing The White-Box: Practical Attacks Against Obfuscated Ciphers
40mImplementation