Themis: Scheduling-Aware Buffer Management for HBM-Based Hybrid Buffers
summary
Themis places packets by P4 rank, keeps rank-based admission to favor soon-to-depart packets in SRAM, and uses batch swap in/out to write and read contiguous HBM blocks organized by scheduling order. Evaluation uses NS-3 simulations and hardware prototypes on FPGA and ASIC. Results show HBM throughput up to 790 Gbps (baseline ~650 Gbps), link utilization near 100% versus 50–70%, packet loss reduced 18–90%, ~2× improvement in on-chip dequeue hit rate and 99th‑percentile FCT, and hardware cost ~134 LUTs, 88 FFs, ~0.2 mm².
AI-written summary · about
chapters (15)
- 0:00Introduction
- 0:41HBM challenges
- 2:06Optimal HBM bandwidth rules
- 2:48Hybrid buffer limits
- 3:51HBM inefficiency example
- 6:22Scheduling-aware buffer idea
- 7:25Rank-based admission & batching
- 9:35Swap primitives
- 11:00Example with Themis
- 13:30Themis benefits & design
- 13:51Evaluation method
- 14:55Throughput & link utilization
- 15:16Packet loss & hit rate
- 15:37Flow time & hardware cost
- 16:40Conclusion & Q&A
related talks
13mClubHeap: A High-Speed and Scalable Priority Queue for Programmable Packet Scheduling
18mTiara: A Scalable and Efficient Hardware Acceleration Architecture for Stateful Layer-4
16mA Tale of Two Paths: Toward a Hybrid Data Plane for Efficient Far-Memory Applications
18mHorus: Granular In-Network Task Scheduler for Cloud Datacenters
43mLessons Learnt from Reusing QDMA NIC to Base Band PMD
16mGearbox: A Hierarchical Packet Scheduler for Approximate Weighted Fair Queuing
26mFaster Software Packet Processing on FPGA NICs with eBPF Program Warping
19mEnabling Programmable Transport Protocols in High Speed NICs
