RISC V Processor Verification based on Open source Framework

on YouTube ↗24m

" summary

Describes an open-source verification flow using Imperas instruction-accurate models plus a RISC-V config YAML to drive simulator, compliance tests and generators; uses Google’s constrained-random generator and a side-by-side ISS vs RTL comparison at instruction retirement or full register writeback. Claims 48 base-I tests with 100% coverage, vector compliance at 2,208 tests now and targeting ~10,000, adds mutation fault simulation to ensure signatures propagate, and reports ISS performance in the billions of instructions and SystemVerilog DPI embedding.

AI-written summary · about

" chapters (10)

1. 0:00Introduction
2. 0:40Agenda
3. 1:40Reference Implementation
4. 4:53Compliance Testing
5. 7:52Coverage Mutation Fault Simulation
6. 12:47Directed Testing
7. 14:57PC Comparison
8. 17:10Random Test Generation
9. 18:00Comparison Modes
10. 19:52Questions

" related talks

• 13mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2022
• 15mThe RISC-V Verification Ecosystem with Open Standards and Commercial ToolsJon Taylor · RISC-V Summit Europe 2023
• 23mThe Continuum of RISC-V Compliance and Verification TestingSimon Davidmann, Allen Baum · RISC-V Summit 2022
• 24mVerifying All the Flexibility of RISC-V within SoC DV Test PlansSimon Davidmann, Lee Moore · RISC-V Global Forum 2020
• 47mTutorial: Choosing Appropriate Verification Techniques for Desired RISC...Aimee Sutton, Lee Moore · RISC-V Summit 2022
• 25mRISC-V System-level Certification from Verification FoundationsAdnan Hamid · RISC-V Summit North America 2025
• 10mDemo: Introduction to RISC-V Verification with the Open Standard RVVI (RISC-V Verifi...Aimee Sutton · RISC-V Summit 2022
• 23mCORE-V Verification Test Bench – Commercial Qualit...Rick O'Connor, Simon Davidmann, Aimee Sutton · RISC-V Global Forum 2020