RISC V A New Zero Trust Model for Cyber Resilient Avionics
summary
Zero-trust avionics architecture authenticates every component before flight, delivering encrypted signed OFP and mission plans, two-factor dev access, and runtime monitoring with automated recovery. Implementation uses quad redundant VMCs each seeded with Northrop keys and a PUF-based hardware root of trust to mutual-authenticate VMCs and ground stations, and fits into a PolarFire SoC with a second 64-bit RISC-V core plus soft cores for health monitoring; Rambus CMR, Tortuga Logic, Dover Microsystems and Hex-Five provide crypto, lockdown and multi-zone enforcement.
AI-written summary · about
chapters (6)
- 0:00Introduction
- 1:41Avionics Security
- 5:52Flight Security
- 7:45Vehicle Management
- 9:38Typical Air Vehicle
- 10:22Polar Fire SOC
related talks
10mZero Trust Hardware Design for Embedded Systems
16mRISC-V Based Secure Flight Computer System
45mThe Future of Security is in Open Silicon
16mKeynote: RISC-V Security - Current Initiatives and Future Trends
16mTrusted RV: Trusted Execution Environment, Secure Coprocessor, and their Program...
10mDemo: Secure and Open Source RISC-V Based Flight Computer
09mThe Future of Embedded Security with RISC-V
16mKeynote: NVIDIA’s secure RISC-V processor