RISC-V Based Secure Flight Computer System

on YouTube ↗16m

" summary

Project builds a RISC-V flight SoC called Falcon SoC to replace Pixhawk FMUv6x stacks, targeting one order of magnitude better performance and efficiency for drone flight and mission workloads. Prototype work uses PULP cores on FPGA, plans an on-chip secure subsystem and OpenTitan root-of-trust, and adds crypto ISA extensions and IOMMU-like isolation to address missing MMU, insecure flash keys, and lack of process isolation. Three-year program with EU, Canadian and local partners focuses on porting PX4 and proving end-to-end secure key provisioning and authenticated telemetry.

AI-written summary · about

" chapters (8)

1. 0:00Introduction to TII
2. 1:49Secure Systems Research Center
3. 3:33Secure Autonomous Systems
4. 8:07Current Drone Security Challenges
5. 10:40Motivation for RISC-V
6. 12:28Research Program Overview
7. 13:33Project Falcon Goals
8. 14:36Summary and Future Plans

" related talks

• 10mDemo: Secure and Open Source RISC-V Based Flight ComputerAri Kulmala · RISC-V Summit North America 2023
• 12mRISC V A New Zero Trust Model for Cyber Resilient AvionicsKevin Kinsella · RISC-V Summit 2019
• 16mKeynote: NVIDIA’s secure RISC-V processorFrans Sijstermans, Joe Xie · RISC-V Global Forum 2020
• 01h 37mHow to Secure a RISC V System in 90 minutes From Single Core MCU to MixedSandro Pinto, Cesare Garlati · RISC-V Summit 2019
• 10mZero Trust Hardware Design for Embedded SystemsFlorian Caullery · RISC-V at embedded world 2024
• 15mKeynote: Securing the Final Frontier: RISC-V® in Space and Critical InfrastructureTed Speers · RISC-V Summit North America 2025
• 45mThe Future of Security is in Open SiliconJoel Wittenauer · Linux Security Summit North America 2018
• 19mAn Open Source Approach to System SecurityHelena Handschuh · RISC-V Summit 2019