Keynote: Securing the Final Frontier: RISC-V® in Space and Critical Infrastructure
summary
Microchip claims RISC-V is production-ready in space: it ships a Polar Fire SOC (announced 2018, first silicon fabbed), centers HPSC on a SiFive X288 8-core vector processor, and adds CXL/PCI and a TSN Ethernet switch for accelerator, storage and sensor connectivity. NASA awards a $50 million HPSC contract and reports the program as a flagship delivered; software support exists and form factors (OpenVPX/SpaceVPX/VNX+/SOSA) are available for immediate satellite and critical‑infrastructure builds.
AI-written summary · about
chapters (7)
- 0:00Introduction to RISC-V in space
- 2:30First RISC-V chip and ecosystem
- 5:16NASA’s HPSC contract and processor
- 7:41Software and system readiness
- 9:06Space industry’s future growth
- 11:34Critical infrastructure and RISC-V
- 13:43Why RISC-V leads innovation
related talks
18mKeynote: HPSC – Radically Advancing the Capabilities of Space-based Computing
12mKeynote: 100G Intelligent Edge Innovation with RISC-V (The Future is Now)
09mThe Case for RISC-V in Space
11mRISC-V Spotlight: How RISC-V Speeds the Journey of Innovation
13mRISC-V: Reaching New Orbits in Space Computing
16mKeynote: NVIDIA’s secure RISC-V processor
37mKeynote: RISC-V Launchpad Showcase
17mKeynote: Racing to Adoption: From Momentum to Mainstream with RISC-V
