Collaboration Breakfast
summary
Panel lays out practical blockers and wins: finish the RVA23 profile and a volunteer-run certification so vendors ship conformant silicon; get more rackable, BMC-enabled servers and cheap FPGA boards into build farms to run thousands of packages; prioritize compiler work in GCC/LLVM, upstream kernel, UEFI/ACPI and device-tree support; finalize matrix/vector ISA specs and push PCIe accelerator cards into existing systems; shows an open-source chip runs Linux and Tetris and describes student hackathons and concrete steps to bootstrap real hardware.
AI-written summary · about
chapters (12)
- 0:00Welcome and introductions
- 1:06Ambassador roles and goals
- 4:02Top priorities for RISC-V adoption in 2025
- 8:15Matrix extension standards for workloads
- 11:28Symbiotic technologies in RISC-V ecosystem
- 17:46Open hardware and software collaboration
- 19:57Hardware excitement for the coming year
- 25:55Software ecosystem needs and challenges
- 30:28Desired RISC-V events and gatherings
- 31:30Daily use of RISC-V and education initiatives
- 40:24Chrome support and compiler needs
- 45:17Closing remarks and thanks
related talks
38mCollaboration Breakfast
50mDay 2 Keynote Panel
41mRISC-V and Open Source Hardware BoF
20mKeynote: Making RISC-V Real, Fast!
01h 01mPanel: Building a Scalable RISC-V Software Ecosystem
47mKeynote Panel Opportunity and Risks in Open Source Hardware
54mSponsored Session: Creating Products with Upstream SW - Fireside Chat with TI & Friends
22mPanel: It Takes a Village… to Bu...