Nuclei System Technology Releases UX1030H with Full Support for RVA23
summary
Nuclei releases UX1030H claiming full RVA23 compliance with integrated IOMMU, Advanced Interrupt Architecture and an interrupt distribution unit plus cache partitioning for mixed-criticality dual‑mode clusters. Microarchitecture specifics: a 12‑stage out‑of‑order pipeline, up to 16 cores per coherent cluster, configurable 128/256‑bit VPU with 32 vector registers, and optional on‑chip local memories. Reported results: 5.35 Dhrystone DMIPS/MHz, 8.5 CoreMark/MHz, 5–17× vector speedups, backend place‑and‑route at ~1.16 GHz on TSMC 22nm, and a VM demo running on KVM.
AI-written summary · about
chapters (9)
- 0:00Introduction and overview
- 1:50Nuclei’s CPU IP portfolio
- 4:04RVA23 profile and UX1030H
- 5:10UX1030H architecture highlights
- 7:39Vector processing unit details
- 10:34Dual mode real-time and Linux
- 13:50Performance benchmarks and demo
- 16:41Future plans and summary
- 17:45Q&A on interrupt handling
related talks
43mRISC-V CPU Project in Western Digital
21mVentana’s Second Generation RISC-V Processor for Data Center and Other High Performance Applications
13mMemPool Flavors: Between Versatility and Specialization in a RISC-V Manycore Cluster
35mSQUIP or Why We Need to Study Processors Like Nature
24mKEYNOTE: RISC-V: Enabling a New Era of Open Data-Centric Computing Architectures
10mOmniXtend: Open Coherent Memory Fabric for RISC-V
01h 21mPanel+Closing
01h 16mA New Golden Age for Computer Architecture