Efficient RISC-V Processor Customization: Minimizing Verification Efforts

on YouTube ↗17m

" summary

Codasip ships a Bounded Customization methodology that confines extensions to a sandbox and enforces rules via a YAML config so the rest of the core never needs re‑verification. A toolchain centered on kasip fusion and the high‑level language Kodal generates RTL, testbenches and SDK artifacts and flags out‑of‑bounds designs. Two case studies: ~40 custom DSP/AI instructions yield >4× speedup and much lower energy, and a one‑week single‑engineer 6502‑in‑RISC‑V implementation runs on FPGA with predictable area tradeoffs.

AI-written summary · about

" chapters (4)

1. 0:00Introduction and motivation
2. 3:55Solution: Bounded customization
3. 12:22Case studies and results
4. 15:33Key takeaways and conclusion

" related talks

• 13mDesign for Differentiation: Architecture Licenses in RISC-VFilip Benna · embedded world 2022
• 46mRISC-V Open ISA’s Shock Wave of Processor Innovation Causing Seismic ShiftMike Thompson, Simon Davidmann, Ann Mutschler, Richard Ho, Emerson Hsiao, Dave Kelf, Frank Schirrmeister · RISC-V Summit 2019
• 11mDemo: Andes ACE: Enabling Custom RISCV Instructions SafelyDarren Jones · RISC-V Summit North America 2024
• 24mRISC V Processor Verification based on Open source FrameworkLee Moore, Richard Ho · RISC-V Summit 2019
• 23mOpen Source Verification Platform for RISC V ProcessorsTao Liu, Richard Ho · RISC-V Summit 2019
• 13mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2022
• 23mThe Continuum of RISC-V Compliance and Verification TestingSimon Davidmann, Allen Baum · RISC-V Summit 2022
• 15mThe RISC-V Verification Ecosystem with Open Standards and Commercial ToolsJon Taylor · RISC-V Summit Europe 2023