Utilizing RISC-V Trace Standards for Efficient Bugfixing and Profiling

on YouTube ↗21m

" summary

Lauterbach demonstrates use of the E-Trace and N-Trace standards to record without stopping CPUs, funnel multiple streams through on‑chip encoders and a sync, and decode a real-time multicore trace of two RISC‑V cores into a trace chart, register-history and per-function code‑coverage (some functions hit 100%, some not). The tool shows timestamped packets, supports filtering to cut bandwidth, and offers a spy mode streaming FIFO to the host and a pipe mode for live processing.

AI-written summary · about

" chapters (7)

1. 0:00Introduction and overview
2. 2:03Challenges in modern debugging
3. 7:12RISC-V trace specifications
4. 10:48Setting up an Entrace system
5. 13:16Analyzing trace data
6. 15:02Laudebach support and tools
7. 16:28Q&A session

" related talks

• 15mEnhancing the RISC-V Trace Encoder to Verify the Control-Flow and MoreAnthony Zgheib · RISC-V Summit Europe 2023
• 47mA Security RISC? The State of Microarchitectural Attacks on RISC-VDaniel Weber, Michael Schwarz, Lukas Gerlach · Black Hat Europe 2023
• 36mExploiting Buffer Overflows on RISC-VChristina Quast · KubeCon + CloudNativeCon China 2019
• 25mRISC-V Zkt: Portable Timing Attack Resistance (via Dynamic Taint Analys...Markku-Juhani O. Saarinen · RISC-V Summit 2022
• 36mExploiting Buffer Overflows on RISC-VChristina Quast · KubeCon + CloudNativeCon + Open Source Summit China 2019
• 17mSecuring High-performance RISC V-Processors from Time SpeculationChris Celio · 8th RISC-V Workshop Barcelona 2018
• 01h 33mRISC V Verification for Processor Cores and Optional Custom ExtensionsSimon Davidmann, Lee Moore, Richard Ho, Doug Letcher · RISC-V Summit 2019
• 36mDebugging with eBPF on Arm PlatformsLeo Yan · KubeCon + CloudNativeCon China 2019