Taking RISC V into New Markets
summary
SiFive announces concrete products and numbers: a u8 series 3‑wide 12‑stage out‑of‑order core that claims 1.5x performance per watt vs ARM Cortex‑A72 and 2x area efficiency over the u7, a SiFive Shield end‑to‑end security stack from root of trust to lifecycle management, and CoreSight‑compatible trace IP pre‑integrated with cores. New lines include SiFive Apex with COMI formal verification and a SiFive Intelligence vector IP with a Vector Evaluation Program plus an AWS‑qualified IoT board.
AI-written summary · about
chapters (10)
- 0:00Introduction and growth
- 1:30RISC-V student impact
- 2:42Mainstream adoption
- 3:31Core IP and U8 series
- 5:50Security and debug IP
- 7:07Mission-critical solutions
- 8:10Vector intelligence
- 9:47IOT and AWS qualification
- 10:27Software ecosystem
- 11:28Ecosystem and conclusion
related talks
16mAutomotive Solution Empowered by RISC-V Based Security and Functional Safety Module
15mKeynote: Securing the Final Frontier: RISC-V® in Space and Critical Infrastructure
09mThe Future of Embedded Security with RISC-V
45mVerified seL4 on secure RISC-V processors
04mTII interview at RISC-V Summit North America 2022
47mA Security RISC? The State of Microarchitectural Attacks on RISC-V
16mKeynote: NVIDIA’s secure RISC-V processor
17mA First Secure RISC-V Common Criteria Certified Root of Trust