A Practical Implementation Of A Platform Level Interrupt Controller (PLIC)

on YouTube ↗07m

" summary

A fully functional PLIC implementation claims compliance with the RISC‑V spec while introducing dynamic register/memory map generation so the IP auto-builds a minimal, practical register layout and documentation from parameters. It supports parameterized sources/targets (examples: 2 targets/16 priorities on a 32‑bit bus; 64 sources on a 64‑bit bus; some users demand >1000 sources), packs priority to nibble boundaries (priority packed to nibbles), and uses auto-claim-on-read plus dummy-write completion; source on GitHub under a BSD‑style license.

AI-written summary · about

" chapters (12)

1. 0:00Introduction
2. 0:15Our History
3. 0:35The Goal
4. 0:50Flexibility
5. 1:34Design
6. 2:34Memory Map
7. 3:23Dynamic Memory Map
8. 4:03Pack Priority
9. 4:42ID Register
10. 5:24Examples
11. 5:52Report
12. 6:12Memory Mapping

" related talks

• 31mFast Interrupts for RISC-VKrste Asanovic · 8th RISC-V Workshop Barcelona 2018
• 27mRISC-V FDPIC/NOMMU toolchain/runtime supportMaciej W. Rozycki · linux.conf.au 2020
• 24mRISC-V IOMMUVed Shanbhogue · RISC-V Summit North America 2023
• 14mUse of RISC-V on Pixel Visual CoreMatt Cockrell · 8th RISC-V Workshop Barcelona 2018
• 30mLook Ma’, No (Real) Interrupt Controller!Marc Zyngier, Christoffer Dall · KVM Forum 2020
• 17mPoster/Demo PreviewsAtish Patra, Kevin McDermott, Shubhodeep Roy Choudhury, Gajinder Panesar, Andrea Bocco, Tiago Trevian Jost · RISC-V Workshop Chennai 2018
• 38mPrivileged ISAAllen Baum · 8th RISC-V Workshop Barcelona 2018
• 20mThe Application of RISC-V Extensions to Automotive Zonal ControllersMarc Canel · RISC-V Summit North America 2023