Poster/Demo Previews
summary
A verification package called Sting test generator produces many randomized configurations per test, runs on simulation, emulation, FPGA and silicon, and finds real bugs — about 30 bugs found (5 critical) on a PULPino/RISCV platform including a multiply-unit error; virtual platforms and open‑source software models accelerate early SW bringup across RISC‑V and other cores; Linux support documents multilevel interrupt handling for the U54 and how it maps to PLIC/CLIC; a VP coprocessor prototype implements adaptive precision formats; an FPGA demo shows heterogeneous trace, bus traffic and induced deadlock.
AI-written summary · about
chapters (4)
related talks
01h 12mPoster / Demo Previews
53mPoster / Demo Previews
14mDemo: More Than Point Tools: RISC-V Solutions
17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...
21mThe New Verification Ecosystem that Supports RISC-V Verification fo...
13mIntroduction to RISC-V Processor Verification
13mEarly RISC-V Software Verification with SIM-V
16mIntroduction to RISC-V Processor Verification
