J-Link – Professional Debug Probe Now Available For RISC V

on YouTube ↗12m

" summary

SEGGER’s J-Link adds RISC-V support (released about a month before the talk) to a family that’s sold over 600,000 units and runs integrated flash programming, onboard intelligence for transparent flash breakpoints, and autonomous target-memory sampling. The product ships as off‑the‑shelf probes and an on‑board J-Link OB, exposes an open J-Link SDK for end‑of‑line programming or IDE integration, supports drag‑and‑drop mass‑storage flashing, and claims full, tested RISC‑V debug implementation.

AI-written summary · about

" chapters (13)

1. 0:00Intro
2. 1:33What is J-Link?
3. 1:58J-Link is open
4. 4:21J-Link is intelligent
5. 6:17J-Link is reliable
6. 7:20J-Link is fast
7. 7:50J-Link technology scales
8. 8:22J-Link on RISC-V
9. 9:28Ozone, the J-Link debugger
10. 9:48System View, the real-time analyzer
11. 10:25Embedded Studio for RISC-V
12. 11:18Flasher
13. 11:46Product Overview

" related talks

• 14mRISC-V Debugging: Custom ISA Extensions, Multicore, DTM VariantsMarkus Götzle · 8th RISC-V Workshop Barcelona 2018
• 20mFast prototyping with RISC-V MicrocontrollersGiancarlo Parodi · RISC-V at embedded world 2024
• 11mDemo: Ashling’s Vitra-XS Debug & Trace Probe for Embedded Development with Support for RISC-V Target ArchitecturesRejeesh Shaji Babu · RISC-V Summit North America 2023
• 10mEnabling Production Program Software Development for RISC-VDan Mender · embedded world 2023
• 11mHeterogeneous Multicore Debugging of RISC-V Cores in Complex ChipsM. Schleinkofer · RISC-V Summit Europe 2024
• 21mVisualizing and Recording the true Runtime Behavior of a RISC V based AppAxel Wolf · RISC-V Summit 2019
• 12mDemo: RISC-V 64 Bit Debug and TraceDennis Griffith · RISC-V Summit North America 2023
• 11mDemo: Heterogeneous Multicore Debugging of RISC-V Cores in Complex ChipsDennis Griffith · RISC-V Summit North America 2024