The Ides of RISC-V

" summary

Shows how to implement a parallel (vectorized) Caesar cipher in RISC-V assembly and run it in an emulator because the RISC-V vector extension isn’t standardized. Explains and demonstrates using riscv-isa-sim and riscv-pk, and how the emulator can execute a single user-space application despite being designed for whole-system emulation.

AI-written summary · about

" related talks

• 11mSimulate, trace, and evaluate a RISC-V system leveraging very long vectorsPablo Vizcaino · RISC-V Summit Europe 2024
• 14mExtending RISC-V with SCAIE-VTammo Mürmann · ORConf 2025
• 11mGetting Started with RISC-V Custom InstructionsJon Taylor · embedded world 2023
• 02h 49mA Tour of the RISC V ISA Formal SpecificationRishiyur Nikhil · RISC-V Summit 2019
• 13mDemo: RISC-V as an Enabler of Heterogeneous ComputeZdenek Prikryl · RISC-V Summit North America 2023
• 01h 10mWhy RISC-V Through ISA Customization DemonstrationKeith Graham · RISC-V Summit North America 2023
• 11mGetting Started with RISC-V Custom InstructionsLarry Lapides · embedded world 2022
• 09mExploring RISC-V architectures with VPSim, a virtual prototyping environmentLilia Zaourar · RISC-V Summit Europe 2024