Getting Started with RISC-V Custom Instructions

on YouTube ↗11m

" summary

Imperas provides an instruction-accurate simulator and extension libraries that let teams add RISC‑V custom opcodes, profile C code, then recompile and re-simulate without touching core models. The flow runs at billions of instructions per second on a laptop, is backed by 12 years of models and ovp World with ~10,000 users, and uses RV32IM examples. One example cuts a hotspot called process_line from 20% to 15% of runtime and feeds a golden model into RTL DV.

AI-written summary · about

" chapters (7)

1. 0:00Introduction
2. 0:37Why Custom Instructions
3. 1:36Typical Process
4. 2:24Requirements
5. 3:43Models
6. 5:25Profiling
7. 8:25Optimization

" related talks

• 11mGetting Started with RISC-V Custom InstructionsLarry Lapides · embedded world 2022
• 17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...Larry Lapides · RISC-V Summit 2022
• 13mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2022
• 01h 10mWhy RISC-V Through ISA Customization DemonstrationKeith Graham · RISC-V Summit North America 2023
• 13mDemo: RISC-V as an Enabler of Heterogeneous ComputeZdenek Prikryl · RISC-V Summit North America 2023
• 09mDemo: Imperas/OVP RISC-V Models: Not Your Grandparents’ ISSJon Taylor · RISC-V Summit North America 2023
• 03mImperasRick O'Connor, Larry Lapides · Embedded World 2019
• 09mExploring RISC-V architectures with VPSim, a virtual prototyping environmentLilia Zaourar · RISC-V Summit Europe 2024