MachineWare Interview

on YouTube ↗03m

" summary

Sim5 is a fast functional RISC‑V simulator claiming to be the fastest there is, built to run an entire target software stack on every commit so teams can verify software long before hardware arrives. Design centers on three concrete goals: raw execution performance, interoperability via open source interfaces to integrate third‑party IP models without killing runtime, and ease of use. Roadmap adds more ISAs and hosts and a broader model catalog using open source VCML.

AI-written summary · about

" related talks

• 05mMachineWare InterviewRISC-V at embedded world 2024
• 09mExploring RISC-V architectures with VPSim, a virtual prototyping environmentLilia Zaourar · RISC-V Summit Europe 2024
• 15mA Common Software Development Environment for Many-core RISC-V based Hardware and Virtual PlatformsSimon Davidmann, Gajinder Panesar · 8th RISC-V Workshop Barcelona 2018
• 17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...Larry Lapides · RISC-V Summit 2022
• 11mFast Virtual Platforms for Custom RISC-V ProcessorsZdenek Prikryl, Lukas Jünger · RISC-V at embedded world 2024
• 03mSiFiveRick O'Connor, Drew Barbier · Embedded World 2019
• 11mDriving SoC Innovation with Synopsys RISC-V SolutionsRich Collins · RISC-V Summit Europe 2024
• 11mDemo: Accelerating SW Development and Validation of RISC-V Based DesignsKamal Desai · RISC-V Summit North America 2023