SiFive

on YouTube ↗03m

" summary

SiFive offers RISC‑V processor IP and custom ASIC builds plus a web‑based configurator called SiFive 4 Designer that is effectively a core generator for tuning pipeline, performance and area. A customer reports achieving one third the power and one third the area for the same performance versus competing IP. Generated cores export to FPGA and the vendor demonstrates bring‑up to a working toolchain and a “hello world” in <30 minutes, claiming fast prototype-to-demo flow.

AI-written summary · about

" related talks

• 29mAccelerating the RISC-V Revolution: Unleashing Custom Silicon with Revolutionary Design PlatformsHuzefa Cutlerywala · RISC-V Workshop Chennai 2018
• 43mLeveraging Scala to Build Hardware at ScaleYunsup Lee · Scale By The Bay 2018
• 37mWhy go RISC-V-y?Ivan Vasilev · HackConf 2021 Online edition
• 02h 18mRISC-V 101kalista Redmond · RISC-V 101 2023
• 11mDriving SoC Innovation with Synopsys RISC-V SolutionsRich Collins · RISC-V Summit Europe 2024
• 10mRevolutionizing RISC V Based Application Design Possibilities With Global FoundriesGregg Bartlett · 7th RISC-V Workshop 2017
• 17mMi-V RISC-V Embedded EcosystemKrishnakumar Ranamoorthi · RISC-V Workshop Chennai 2018
• 21mHow RISC V made the Quick Jump from Academia to IndustryStefan Dyckerhoff · RISC-V Summit 2019