Andes Technology

on YouTube ↗06m

" summary

Announces the n22 microcontroller core, a minimal RISC‑V core aimed at deeply embedded, IoT and wearable applications claiming low area, low power and "good performance and code density." Company cites 3.5 billion cores shipped across its legacy IP and offers a family from n22 up to a five‑stage pipeline "125" and multicore parts, plus toolchain support via the existing IDE and partner ecosystems; more than 150 licenses are in the field, and the platform targets fast evaluation and production use.

AI-written summary · about

" related talks

• 20mExpanding the RISC-V Horizon and BeyondFlorian Wohlrab · embedded world 2023
• 14mRISC-V Grows Up and Goes Big!John Min · RISC-V Forum: Embedded Technologies 2021
• 24mAndes RISC-V Processors for Control and Data PathsCharlie Su · RISC-V Global Forum 2020
• 02mRISC-V WelcomeKim McMahon · RISC-V Forum: Embedded Technologies 2021
• 12mDemo: Andes Technology RISC-V Functional Safety SolutionsMarvin Chao · RISC-V Summit North America 2023
• 12mAndes High Value RISC-V Processors and Their ApplicationFrankwell Lin · RISC-V Summit Europe 2024
• 16mLinux-Ready-RV GC AndesCore with Architecture ExtensionsCharlie Su, Andrei Tatarnikov · 8th RISC-V Workshop Barcelona 2018
• 11mThe PULP Cores: A Set Of Open Source Ultra Low Power RISC V Cores For Internet Of Things...Pasquale Davide Schiavone · 7th RISC-V Workshop 2017