MIPS Interview

on YouTube ↗03m

" summary

MIPS describes the new Evo Core p87 CPU enabling a high‑performance multi‑core, multi‑class “econo” solution and says MobilEye is already using it in an autonomous‑vehicle system that combines CPU and AI with a shared‑memory subsystem. RISC‑V is presented as delivering comparable high‑end performance, not just MCU use, and the ecosystem adds Android support plus tooling like an instruction‑set tracer and vendor toolchains, lowering adoption risk and enabling real deployed acceleration.

AI-written summary · about

" related talks

• 28mRISC-V FutureWatch: MIPS - Bringing a New Level of Scalability to RISC-V - MIPS eVoco...Itai Yaromm · RISC-V Summit 2022
• 14mRISC-V Grows Up and Goes Big!John Min · RISC-V Forum: Embedded Technologies 2021
• 13mKeynote: Accelerating Innovation with RISC-V: Past, Present and FutureManju Varma · RISC-V Summit 2022
• 11mOverview from Arm on what to expectThomas Ensergueix · embedded world 2021 DIGITAL
• 14mUse of RISC-V on Pixel Visual CoreMatt Cockrell · 8th RISC-V Workshop Barcelona 2018
• 53mWhat’s the Reality of RISC-V in Automotive?Charlie Su, Peter Lewin, Travis Lanier, Nitin Dahad, Itai Yarom, Andrew Frame · RISC-V Summit Europe 2023
• 22mKeynote: Unlocking Innovation with RISC-V and QualcommZiad Asghar · RISC-V Summit North America 2023
• 19mAccelerating Edge AI with the Help of RISC-VFlorian Zaruba · RISC-V Summit North America 2023