Tiempo Interview
summary
Announcement of a new secure element IP called physic we for the X5 CPU core that claims not just a CPU but a plug‑and‑play subsystem with crypto accelerators, secure memory interfaces and an enclave model that sits inside customer chips. Targeted first at embedded SIM and device authentication, plus encryption for payments and digital ID. Comes with a test chip development kit and board including full software so customers can prototype on the RISC‑like core and subsystem before their silicon ships.
AI-written summary · about
related talks
09mThe Future of Embedded Security with RISC-V
07mEmbedded Executive LIVE
45mThe Future of Security is in Open Silicon
15mKeynote: Securing the Final Frontier: RISC-V® in Space and Critical Infrastructure
21mKeynote: Software Drives Hardware, lessons learned and future directions
06mKeynote: Bringing Infineon’s Low Power, Connected and Secure PSoC™ 6 Microcontroller...
25mSecuring your next 96Boards design using Xilinx Zynq MPSoC
12mKeynote: 100G Intelligent Edge Innovation with RISC-V (The Future is Now)