RISC-V processor IP product line

on YouTube ↗15m

" summary

RISC-V IP lineup targets MCU to application-class SoCs with configurable pipelines and extensions: small 3-stage BM310 32-bit / BM610 64-bit MCUs, deeper-pipeline single- and dual-issue VR series cores, and Linux-capable multi-core bi671 high-performance core (also bi651, bi350). Shipping features include K crypto and B bit-manip extensions (smart meters replace accelerators), DSP B-extension for motor control, PMU with cluster low-power modes, multi-vector interrupts, RTL + testbench + FPGA prototypes and physical implementation services. SPEC2017 OoO core shows up to +69% vs Arm A53 and +41% vs SiFive; OpenSSL up to 14x with crypto extension.

AI-written summary · about

" chapters (13)

1. 0:00Intro
2. 0:13About the company
3. 0:57Different classes of processor IP
4. 3:19M and VR series
5. 4:45Performance
6. 6:42Root of trust
7. 7:58Digital signal processing
8. 9:02BiSeries
9. 10:19Power Management
10. 11:39Benchmarks
11. 12:32Crypto
12. 13:00Industrial Automation
13. 13:40IP

" related talks

• 14mRISC-V Grows Up and Goes Big!John Min · RISC-V Forum: Embedded Technologies 2021
• 22mCloudBEAR RISC-V Processor IP Product LineAlexander Kozlov · RISC-V Global Forum 2020
• 24mBM-310 Small and Efficient MCU CoreAlexander Kozlov · RISC-V Global Forum 2020
• 20mCould RISC-V Become a Force in HPC?Niraj Dengale · RISC-V at embedded world 2024
• 18mRISC-V Performance DeliveredRabin Sugumar · RISC-V Summit North America 2025
• 10mSynopsys ARC-V™ Processor FamilyGordon Cooper · RISC-V at embedded world 2024
• 43mRISC-V CPU Project in Western DigitalZvonimir Z Bandić · ORConf 2018
• 37mKeynote: RISC-V Launchpad ShowcaseTiffany Sparks · RISC-V Summit North America 2023