What's new in Chisel
summary
Chisel 3.2 reaches second release candidate with a breaking upgrade from 3.1 and a bumped Rocket Chip branch available for testing. Key additions include native asynchronous reset and a reset-agnostic standard library so modules work under different reset types, staged compilers to build multi-phase toolchains used by Midas and Fire, and a type-safe aspect-like extension for separating functionality from implementation. Expanded standard library and API documentation round out the release.
AI-written summary · about
chapters (5)
- 0:00Start
- 0:17What's New in Chisel
- 1:10What's New
- 1:36Native Asynchronous Reset Support
- 2:10Aspect Oriented Programming
related talks
40mFPGA Design with Chisel
26mRaising the level of abstraction in digital design with Chisel3 and FIRRTL
22mBOOM v2: An Open Source Out Of Order RISC V Core
10mRocket Engines: Low Effort Design Reuse In RISC V Implementations
12mExperience with Chisel in designing a scalable, manufacturable cache directory
21mKeynote: Software Drives Hardware, lessons learned and future directions
22mIntroduction to Project CHERIoT
43mLeveraging Scala to Build Hardware at Scale
