RISC-V Nested Virtualization
summary
Claims a working nested-virtualization stack for RISC-V that traps and emulates H-extension to run L2 VMs; proof-of-concept runs QEMU + Xvisor + KVM with a Linux guest inside a VM inside a VM. Implementation uses shadow page tables and lazy trapping of HS-entry instructions, does G-stage walks on faults, and supports SBI emulation. Demo shows nested boot succeeds and giving huge pages speeds nested boot about two- to threefold.
AI-written summary · about
chapters (15)
- 0:00Intro
- 0:42RISC-V H-extension
- 2:02H-extension CSRs
- 2:39H-extension Two-Stage MMU
- 4:01H-extension Virtual Interrupts
- 4:44What is Nested Virtualization?
- 5:42Nested Virtualization (Logical View)
- 6:22Nested Virtualization (Temporal View)
- 7:34Nested Three-Stage MMU
- 8:54Nested Entry/Exit
- 10:28Nested Virtual Interrupts
- 11:11Nested Guest Page Fault Handling
- 12:38Nested Guest Page Fault Redirection
- 13:33Nested Recursion
- 14:46Nested Virtualization Status
related talks
10mDemo: Nested Virtualization Acceleration
32mDeveloping the RISC-V Hypervisor Extensions in QEMU
20mExploring Real-Time Operating System Execution Strategies on Virtual Machines in RISC-V Architecture
11mRunning Quake on RISC V with Virtual Platforms
34mRISC-V-Based Sandboxing for Secure and Efficient Software Execution
13mEarly RISC-V Software Verification with SIM-V
36mExploiting Buffer Overflows on RISC-V
10mRISC-V Virtual Platforms for Early RISC-V Embedded Software Development