Automatic Test Generation and Verification for RISC-V Vector Extension

on YouTube ↗16m

" summary

A configurable generator and a Sail-based golden model execute and verify the RISC-V Vector extension with its 217 new instructions and 7 new CSRs, handling 32 vector registers and diverse params like vlen/vsew/vmul. The tool auto-extracts expected results from the Sail model log, emits RISCOF-compatible tests, runs Spike and Sail for RTL/golden cross-checks, and feeds traces to RISCV-ISAC for quantitative coverage; the generated tests and coverage reports successfully validate instruction/configuration combinations.

AI-written summary · about

" chapters (7)

1. 0:00Introduction and outline
2. 0:45RVV and the SAIL model
3. 3:41Automatic test generator
4. 6:50Test generation workflow
5. 11:03ISAC coverage tool
6. 12:40Demonstration
7. 14:32Summary and conclusion

" related talks

• 20mRISC-V Vector Sail Model and Test GenerationXi Wang, Yifei Zhu · RISC-V Forum: Vector & Machine Learning 2021
• 02h 49mA Tour of the RISC V ISA Formal SpecificationRishiyur Nikhil · RISC-V Summit 2019
• 24mRISC V Processor Verification based on Open source FrameworkLee Moore, Richard Ho · RISC-V Summit 2019
• 18mRGen: A Sail Extension for Generating RISC-V Compiler, Simulator, and Application SupportDerek Tu · RISC-V Summit North America 2023
• 25mVector Compliance Testing for RISC-VKoji Adachi, Hideki Sugimoto · RISC-V Global Forum 2020
• 53mRISC-V Architectural Certification Tests Early Adoption WorkshopDavid Harris, Jordan Carlin · RISC-V Summit Europe 2026 Developer Workshops
• 20mSail RISC-V: Status and Future ChallengesAlasdair Armstrong · RISC-V Summit North America 2024
• 16mVerifying Out-Of-Order RISC-V Vector Extension With Open Source ToolsA. Kumar, S. Panandikar · RISC-V Summit North America 2025