RISC-V Architectural Certification Tests Early Adoption Workshop

on YouTube ↗53m

" summary

Early-release RISC-V certification tooling generates self-checking assembly tests from a CSV/UDB-driven plan, uses sail as the reference model, produces signature files, and drives DUTs (Spike, CoreFive Wall‑E) while collecting RVI trace coverage and SystemVerilog cover reports. The framework compiles DUT‑specific ELFs, ran 73 M/Div tests with 4 failures (divider bug), the RTL fix re-runs and yields all 73 passing, demonstrating practical end‑to‑end verification and coverage measurement.

AI-written summary · about

" chapters (5)

1. 0:00Introduction and overview
2. 12:53Certification framework explained
3. 33:48Live demo setup and execution
4. 47:58Debugging and test results
5. 52:34Q&A and next steps

" related talks

• 25mRISC-V System-level Certification from Verification FoundationsAdnan Hamid · RISC-V Summit North America 2025
• 24mRISC V Processor Verification based on Open source FrameworkLee Moore, Richard Ho · RISC-V Summit 2019
• 15mThe RISC-V Verification Ecosystem with Open Standards and Commercial ToolsJon Taylor · RISC-V Summit Europe 2023
• 01h 19mTutorial: Running the Architectural Compatibility Tests on your Model: Th...Pawan Kumar, Neel Gala · RISC-V Summit 2022
• 16mAutomated Certification and Benchmarking for RISC-V ArchitecturesEnrique Pallares · RISC-V Summit North America 2025
• 23mThe Continuum of RISC-V Compliance and Verification TestingSimon Davidmann, Allen Baum · RISC-V Summit 2022
• 16mAutomatic Test Generation and Verification for RISC-V Vector ExtensionXi Wang, Shenwei Hu · RISC-V Summit 2022
• 24mVerifying All the Flexibility of RISC-V within SoC DV Test PlansSimon Davidmann, Lee Moore · RISC-V Global Forum 2020