OpenRISC update

on YouTube ↗17m

" summary

OpenRISC remains a 32-bit architecture with working 64‑bit FPU only on Mor1kx/OR1200 implementations, now exercising continuous CI: Verilator linting plus nightly glibc test runs that reveal toolchain and kernel bugs, with glibc port completing and one upstream fix; glibc tests runtime drops from ~68 hours to ~6 hours by using QEMU. QEMU gains multi‑core, PCI and virtio support, Docker images provide OR1KSim toolchains, and formal verification via SymbiYosys (BMC + k‑induction) is present but currently failing and needs repair.

AI-written summary · about

" chapters (5)

1. 0:00Start
2. 2:31Morikx-Formal Verification
3. 4:23GLIBC OpenRISC Port
4. 6:36What's New -QEMU virt and PCI
5. 10:56What's coming up - FPU Port

" related talks

• 24mOpenRISC UpdateStafford Horne · ORConf 2018
• 22mOpenRISC updateStafford Horne · ORConf 2019
• 44mOpenEmbedded/Yocto on RISC-V - New Kid on the BlockKhem Raj · Embedded Linux Conference + OpenIoT Summit North America 2018
• 24mRISC-V software ecosystem in 2020Atish Patra · linux.conf.au 2020
• 25mThe State of RISC V SoftwarePalmer Dabbelt · 8th RISC-V Workshop Barcelona 2018
• 32mLinux Kernel on RISC-V: Where Do We StandAtish Patra, Damien Le Moal · RISC-V Workshop Chennai 2018
• 24mPorting the Oberon system to the RISC-V instruction set architectureRikke Solbjørg · foss-north 2021
• 25mRISC-V ecosystem updateMichael Gielda · ORConf 2018