RADOPA: Robustifying a Design Against Optical Probing Attacks
summary
RADOPA simulates backside optical probing during design by reading GDS layouts, convolving a Gaussian laser model with transistor polygons to produce activity maps and internal waveforms, targeting 1000–1300 nm probes and claiming usability down toward 20 nm. The tool evaluates libraries on a 45nm open-source PDK, finds differential logic and reduced VDD (near‑threshold/STV ~300 mV) lower optical leakage, detects small layout Trojans via golden‑vs‑chip difference (including injected RISC‑V cases), and will publish cell libraries and the core engine.
AI-written summary · about
chapters (8)
- 0:00RADOPA introduction
- 1:05Motivation for optical probing
- 3:10Optical probing basics
- 8:32Logic family robustness
- 11:02Hardware Trojan detection
- 13:57Open source hardware improvements
- 15:45Threat assessment summary
- 16:26Q&A
related talks
21mOpen Source IC Design and Hardware Reverse Engineering Or: How I Learned to Stop...
15mInterpretable Noninterference Measurement and its Application to Processor Designs
45mIntegrated Circuit Offensive Security
24mSecurity through Transparency: Tales from the RP2350 Hacking Challenge
35mTalk by Adria Gascon (Google)
25mDRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks
24mSystem Level Security Verification of RISC V Based SoCs
36mWhen The Front Door Becomes a Backdoor: The Security Paradox of OSDP
