OpenISA Miniconf Introduction
summary
High-level orientation to two open ISAs with concrete details: RISC‑V is a small base ISA plus modular extensions (M, A, F, D, G, C) and Linux typically requires G+C; many silicon and FPGA cores exist (SiFive, BOOM, Rocket, Ibex) and emulation support has matured (QEMU/KVM support noted, version 4.2 referenced). OpenPOWER went open in August 2019 with IBM pass‑through patent terms, targets mid‑range servers/HPC, and already ships a Microwatt softcore that runs on an $80 FPGA and full Linux stacks on POWER hardware.
AI-written summary · about
chapters (9)
- 0:00Start
- 1:01Background
- 2:29What is RISC-V?
- 5:20Why RISC-V?
- 8:30How can I use RISC-V?
- 10:11What is OpenPOWER ?
- 12:31Why OpenPOWER ?
- 14:23How can I use OpenPOWER ?
- 16:15Western Digital
related talks
41mRISC-V and Open Source Hardware BoF
41mRISC-V and Open Source Hardware Projects BoF
01h 13mWelcome & Keynote Sessions
25mHow open is OpenPOWER?
31mWhat is RISC-V?
22mThe Momentum and Opportunity of Custom, Open Source Processing
15mDay 2 Keynote
43mOpen Hardware: Skyrocketing Momentum & Global Adoption from Embedded to Enterprise