Co-developing RISC-V Hypervisor Support

on YouTube ↗21m

" summary

Covers the RISC-V Hypervisor Extension Specification and accompanying hypervisor software, explaining the specification's details for supporting both Type-1 and Type-2 hypervisors. Describes the co-development process of the RISC-V spec and hypervisor implementations and shares practical experiences from developing them together.

AI-written summary · about

" chapters (4)

1. 0:00Start
2. 11:01RISC-V H-Extension: MMIO & Interrupts Guest MMIO and Interrupts virtualization
3. 12:15RISC-V H-Extension: Comparison to ARM64 How RISC-V H-Extension compares to ARM64 virtualization?
4. 18:10RISC-V Virtualization Future Work What next in RISC-V for virtualization ?

" related talks

• 20mIs RISC-V HPC? RISC-V is HPC!John Davis · RISC-V Summit 2022
• 23mKeynote: State of the UnionKrste Asanovic · RISC-V Global Forum 2020
• 17mRISC-V SoC Coherency: Dealing with Unique RISC-V Coherency IssuesAdnan Hamid · RISC-V Summit 2022
• 20mAn Automated Scalable RISC-V Cache Coherency Verification ProjectAdnan Hamid · RISC-V Global Forum 2020
• 22mAn Open and Coherent Memory Centric Architecture Enabled by RISC VDejan Vucinic · RISC-V Summit 2019
• 30mIntegrating Gen-Z in Server-Class RISC-V ProcessorsMohan Parthasarathy · RISC-V Workshop Chennai 2018
• 21mThe Future of Mission Critical Edge Compute Is RISC-VDavid Levy · RISC-V Summit North America 2024
• 31mUnshackling Memory!Martin Fink · RISC-V Summit 2019