What is RISC-V?
summary
RISC-V is an open, royalty-free ISA positioned as an alternative to proprietary ISAs with SiFive commercial cores, a neutral RISC-V International governance body, and a RISE effort funding Linux-focused open-source work. Claims include 350 design wins for SiFive, tens of billions shipped across embedded devices, and Android AOSP adopting RVA22 plus vectors plus crypto. The model allows vendor-specific extensions but controls fragmentation via ratified profiles (RVA20/22/23) and platform standards for predictable Linux deployment.
AI-written summary · about
chapters (17)
- 0:00Introduction
- 0:49What is RISCV
- 1:49RISCV History
- 6:06Launch of RISCV
- 6:53RISCV International
- 8:01Why is RISCV gaining momentum
- 9:33Open Standards
- 13:18SiFive
- 14:35RISCV growth
- 16:22RISCV in education
- 16:40RISCV software ecosystem
- 17:31Rise
- 19:30Android
- 22:58Fragmentation
- 24:13RISCV Profiles
- 26:54Instructions
- 27:34Conclusion
related talks
36mRISC-V and RISE Project BoF
38mRISC-V and RISE Project BoF
43mOpen Hardware: Skyrocketing Momentum & Global Adoption from Embedded to Enterprise- 38mRISC-V and RISE Project BoF
23mMaturing the RISC-V Ecosystem: From Technology to Product
22mThe Momentum and Opportunity of Custom, Open Source Processing
20mOpen for Business True Stories of How Far We’ve Come With the RISC V Ecosystem
41mRISC-V and Open Source Hardware BoF