RISC-V ISA Cryptographic Extensions Proposal Summary

on YouTube ↗11m

" summary

RISC-V cryptographic extension work proposes using the vector extension registers to hold multiword values and perform long-arithmetic primitives for bignum crypto, expands scope to key management and a standard TRNG interface, and pairs that with a separate trusted execution for MCUs task group (systems without MMUs). The security group reorganizes into a Standing Committee with task groups, the board approves the change, and membership jumps to about 275 active participants.

AI-written summary · about

" chapters (5)

1. 0:00Security group reorganization
2. 2:53New security group formation
3. 5:03Standing committee structure
4. 7:12New leadership announced
5. 9:00Task groups and next steps

" related talks

• 21mThe RISC-V Vector Cryptography ExtensionsG. Richard Newell, Ken Dockser · RISC-V Summit 2022
• 50mProgress in Standardizing Cryptography Extensions for RISC-V ProcessorsRichard Newell, Nicolas Brunie, Andrew Dellow, Graeme Hickey · RSA Conference 2024
• 19mThe RISC-V Vector Cryptographic Extensions in the Real WorldKen Dockser · RISC-V Summit North America 2023
• 27mRISC-V BoFStephano Cetola · Embedded Linux Conference @ Open Source Summit North America 2022
• 01h 25mRISC V Bit Manipulation ISA Extension Spec, Hardware, SoftwareKen Dockser · RISC-V Summit 2019
• 16mKeynote: RISC-V Security - Current Initiatives and Future TrendsHelena Handschuh · RISC-V Summit North America 2024
• 21mKeynote: RISC-V ISA: State of the UnionMark I. Himelstein · RISC-V Summit North America 2023
• 23mDevelopment of the First Open-Source Implementation of the RISC-V Vector Cryptography ExtensionMarkku-Juhani O. Saarinen · RISC-V Summit North America 2024