Enabling an Open-Source SoC Design Methodology with Federation Tools
summary
Ten years of open‑source SoC work motivates a concrete stack: a git‑based package system, a strongly typed build language, and an IP description format that together let heterogeneous IP and tools compose into a reproducible SOC flow. The repos are Apache‑2, and the demo checks out a Verilog PIO block, pulls a Rocket testbench and VIP, runs Scala/Verilator and the C test, and returns results. Key pieces: WIT package manager, Wake build language, DO data format and cloud services via Chips Alliance.
AI-written summary · about
chapters (12)
- 0:00Introduction
- 0:35Motivation
- 1:40Open sourcing
- 5:20Node Package Manager
- 6:49Summary
- 13:36Wake
- 18:30Package Overview
- 20:38WITA
- 23:55Wake System
- 25:34Cloud Services
- 25:54Core Designer
- 26:25Chips Alliance
related talks
18mOpen source chip design: for fun and for profit
21mOpen Source Digital Design Tooling Updates
18mOpen Source Tools - Learn and Explore EDA...
04mWhere Community Powers Innovation
43mOpen Source Silicon: Where software ends and hardware begins
17mOpen-Source HW Commercial Adoption: Lessons Learned
13mJust how far can you go with FOSS?
40mOpen-Source HW Commercial Adoption: Lessons Learned