European Processor Initiative

on YouTube ↗24m

" summary

A Europe-wide program launches a family of HPC-grade chips aimed at both supercomputers and automotive class‑4/5 workloads, coordinating 26 partners and planning a commercial spin‑out. The roadmap starts with generation 1 uses existing IP to ship quickly, then moves to in‑house designs and broader product variants. Architecture centers on a RISC-V core with domain accelerators, heterogeneous clusters and FPGA blocks; EDA tool vendors are undecided and open‑source contributions remain limited.

AI-written summary · about

" chapters (4)

1. 0:00Start
2. 4:16EUROHPC DECLARATION
3. 7:22DRIVERS OF THE EPI PROPOSAL (2)
4. 12:42GPP AND COMMON PLATFORM ARCHITECTURE

" related talks

• 45mProcessor IP ShowcaseKevin Chen, Rick O'Connor, Drew Barbier, Gajinder Panesar, Karel Masarik, Arjun Menon, Anand Joshi · RISC-V Summit 2019
• 29mOpen Source Processor IP for High Volume SoCsRick O'Connor · ORConf 2019
• 14mRISC-V Spotlight: RISC-V: Everyone WinsPatrick Little · RISC-V Summit 2022
• 20mRISC V and Chips Alliance Address new Compute RequirementsZvonimir Z Bandić, Dejan Vucinic · RISC-V Summit 2019
• 17mIntel Investment to Help Deliver a Thriving RISC-V EcosystemGary Martz · Spring 2022 RISC-V Week — RISC-V International Day
• 19mOpen Source Processor IP for High Volume Production SoCs CORE V FamilyRick O'Connor · RISC-V Summit 2019
• 30mPrototyping RISC V Based Heterogeneous Systems on Chip with the ESP PlatformLuca Carloni · RISC-V Summit 2019
• 43mChips Alliance ProjectZvonimir Z Bandić · ORConf 2019