Open-Source HW Commercial Adoption: Lessons Learned
summary
OpenHW Group describes a pragmatic path to commercial open-source silicon: a permissive solderpad license on top of Apache, a public UVM-based verification testbench written in SystemVerilog with published coverage data, and a roadmap of nine CORE‑V variants seeded by two cores (CV32E40P and CVA6). The ecosystem counts ~100 members, 300+ dev-kit waitlist entries, and a first 22 nm GF tapeout underway; tools used include Synopsys/Cadence/Siemens for synthesis and mentor simulators for signoff.
AI-written summary · about
chapters (8)
- 0:00Open Source HW adoption
- 2:10Lessons from open source software for hardware
- 6:45Permissive licensing in OSHW
- 13:30Verification standards for IP
- 18:04Processor roadmap & software
- 22:22FPGA emulation platforms
- 25:40Key commercial lessons
- 26:45Q&A on EDA & ecosystem
related talks
17mOpen-Source HW Commercial Adoption: Lessons Learned
16mOpenHW industrial grade, open source RISC-V Cores for EVERYONE
19mOpen Source Processor IP for High Volume Production SoCs CORE V Family
21mBuilding a Global CORE-V Cores Ecosystem
43mOpen Source Silicon: Where software ends and hardware begins
10mKeynote: The Open Source Hardware Roadmap
01h 05mChallenges and opportunities for Open Source Hardware in academia and industry: Roundtable
18mOpen source chip design: for fun and for profit
