Negative/Positive Verification for WorldGuard, CHERI and Other RISC-V Security Models-
summary
Demonstrates a practical verification flow that feeds a SoC WorldGuard database (checkers, markers, rules per initiator) into a test generator that emits C/UV transactions and a graph-based coverage model, then unrolls paths and backtracks to specific targets with randomized world IDs and deliberately out-of-order rules. Runs parallel multi-hart AXI traffic in simulation, finds a cache tagging bug that leaked access across worlds and a coherence failure, and shows the method scales to PMP and CHERI-style protections.
AI-written summary · about
chapters (5)
- 0:00Introduction and scope
- 0:30Hardware security landscape
- 3:02PMP and CHERI architectures
- 6:23WorldGuard overview
- 8:12Verifying security systems
related talks
23mCORE-V Verification Test Bench – Commercial Qualit...
24mRISC V Processor Verification based on Open source Framework
47mTutorial: Choosing Appropriate Verification Techniques for Desired RISC...
01h 33mRISC V Verification for Processor Cores and Optional Custom Extensions
12mSecuring SiFive Vector Processors with an Open, Scalable Security Architecture
19mRISC-V Needs More Secure “Wheels”! A Perspective for/from Automotive Industry
18mPreview: Verification (Correctness)
01h 00mCooperative Verification: Towards Reliable Safety-Critical Systems