Dyno-SV: A new IR-driven open-source RTL synthesis tool

on YouTube ↗14m

" summary

Dyno-SV implements a new IR called Dyno-IR rather than reusing Yosys or MLIR, representing designs from behavioral to gate level and delaying control-flow discard until late lowering. A process/control-flow middle end enables reuse of simulation and synthesis passes and an early share pass reuses mutually exclusive adders to reduce gates, beating Yosys on a naïve core in the authors’ tests. The tool already chains Slang frontend + ABC backend for end-to-end synthesis, is actively developed, and plans a first release at month’s end.

AI-written summary · about

" chapters (9)

1. 0:00Dyno-SV introduction
2. 1:03Hackable hardware compiler vision
3. 2:28MLIR vs custom IR
4. 3:54Architecture and naming
5. 5:16IR structure and hierarchy
6. 6:21Control flow and sharing
7. 7:45Performance results
8. 8:48Project status and plans
9. 10:31Q&A

" related talks

• 11mDriving SoC Innovation with Synopsys RISC-V SolutionsRich Collins · RISC-V Summit Europe 2024
• 19mLoop Rerolling for Hardware DecompilationJonathan Balkind, Ben Hardekopf, Zachary D. Sisco, Timothy Sherwood · PLDI 2023
• 21mThe New Verification Ecosystem that Supports RISC-V Verification fo...Lee Moore, John Sotiropoulos · RISC-V Summit 2022
• 23mChisel 6 and beyondJack Koenig · Latch-Up 2024
• 11mDemo: More Than Point Tools: RISC-V SolutionsLarry Lapides · RISC-V Summit North America 2024
• 09mEnd-to-end flow to automatically generate and integrate RISC-V ISA extensionsMürmann · RISC-V Summit Europe 2024
• 11mUsing Pyrope To Create Transformable RISC V ArchitecturesHaven Skinner · 7th RISC-V Workshop 2017
• 48mCross-Domain Compilation: Exploiting Synergies Across the CS CommunityTobias Grosser · VMIL 2021