Libre Silicon in IoT
summary
Libre silicon becomes real via the SkyWater 130 nm open PDK plus OpenLANE/OpenROAD/Magic/Yosys/ABC, enabling fabricatable designs; a RISC‑V Pi Five SoC aims to run CircuitPython, tapes out a USB core on MPW1 but hits hold‑time violations so the team builds a post‑mortem carrier with IceBreaker FPGA to tweak voltages and TNT brings chips up; an Ice5 Wireless board pairs an ICE40 FPGA with an ESP32‑C3, is crowdfunded, runs demos (NES), and supports Zephyr, Rust and wireless FPGA programming.
AI-written summary · about
chapters (7)
- 0:00Introduction and speaker
- 0:24What is Libre Silicon
- 3:37Open PDK and manufacturing
- 12:36Libre Silicon in IoT
- 14:04Pi Five project overview
- 20:13IceFive Wireless demo
- 26:43Q&A session
related talks
41mRISC-V and Open Source Hardware BoF
28mFree and Open Source Hardware to enable RISC-V IoT Applications With
29mAccelerating the RISC-V Revolution: Unleashing Custom Silicon with Revolutionary Design Platforms
43mOpen Source Silicon: Where software ends and hardware begins
16mSoftware-driven Hardware in the Data Center: LibreBMC, Renode, RowHammer...
18mOpen source chip design: for fun and for profit
25mRISC-V ecosystem update
12mKeynote: 100G Intelligent Edge Innovation with RISC-V (The Future is Now)