Optimize Openblas by RISC-V "V" Vector Extension

on YouTube ↗10m

" summary

Port of OpenBLAS to RISC‑V V extension uses the RISC‑V GCC intrinsics and T‑Head toolchain and runs on XuanTie C910 silicon and emulator. AXPY reaches about 10–50× speedup over naive C by using striping, tail handling and vector loads/stores. GEMM uses an 8x4 register block with 16 vector registers and pipelined loops and achieves 6–7× speedup versus reference BLAS across 16–512 square sizes. Full BLAS level 1–3 optimization is ongoing and planned to be open source.

AI-written summary · about

" chapters (6)

1. 0:00Introduction
2. 2:05RISC-V Vector Extension
3. 2:51How to program
4. 4:16OpenBLAS axpy
5. 7:19OpenBLAS gemm
6. 8:55Conclusion

" related talks

• 24mMoving to RISC-V Vector: A Practical Journey of AI Operator OptimizationGuodong Xu · RISC-V Summit North America 2025
• 12mDemo: Boosting AI on Semidynamics RISC-V Cores with Custom Tensor InstructionsJosé María Arnau · RISC-V Summit North America 2023
• 16mAccelerate HPC and AI Applications with RVV Auto-VectorizationHualin Wu · RISC-V Summit North America 2023
• 17mRISC-V is Ready for Powering the Era of Intelligent General ComputingCharlie Su · RISC-V Summit North America 2025
• 13mUnleashing ML Processing Power Through RISC-V Vectors: Applications, Implementation and...B. Barker · RISC-V Summit North America 2025
• 01h 45mPorting SIMD to RISC-V Vectors | Corrected AudioDaniel Thompson · RISC-V Summit Europe 2026 Developer Workshops
• 20mBoosting Video Codec With RISC-V Vector ExtensionJing Qiu, Jiayan Qian · RISC-V Summit North America 2025
• 11mSimulate, trace, and evaluate a RISC-V system leveraging very long vectorsPablo Vizcaino · RISC-V Summit Europe 2024