Nutshell: A Linux-Compatible RISC-V Processor Designed by Undergraduates

on YouTube ↗09m

" summary

NutShell is a Linux‑compatible, in‑order RISC‑V core designed by five undergraduates and taped out in SMIC 110nm; it implements RV64IMAC and the SV39 virtual memory, boots Linux on the test chip, and runs on FPGA without SDRAM. Core is single‑issue, written in Chisel, with 32KB L1 I/D, optional 128KB L2, and measured 1.49 CoreMark/MHz (350 MHz without SDRAM, ~200 MHz with SDRAM). Verification uses online differential testing with NEMU, which finds CSR and page‑fault bugs quickly.

AI-written summary · about

" chapters (12)

1. 0:00Intro
2. 0:12Contents
3. 1:27Boot up Linux kernel on Board
4. 1:44Nutshell: Run Debian on FPGA
5. 2:07Open Source
6. 4:11Timeline of Chip Testing
7. 4:30Nutshell: Performance
8. 5:35Traditional Simulation Test
9. 6:24Online Differential Testing: Mechanism
10. 7:00Online Differential Testing: Advantages
11. 7:36Online Differential Testing: Example
12. 8:27Conclusion & Q&A

" related talks

• 20mCould RISC-V Become a Force in HPC?Niraj Dengale · RISC-V at embedded world 2024
• 09m“One Student One Chip" - Learn to Create Your Own RISC-V Processor From ScratchXiaoke Su, Zeyu Gao · RISC-V Summit Europe 2025
• 15mμShell: A Microkernel-based FPGA Shell ArchitecturePramod Bhatotia, Jiyang Chen, Anubhav Panda, Harshavardhan Unnibhavi, Atsushi Koshiba · 20th USENIX Symposium on Operating Systems Design and Implementation (OSDI '26)
• 01h 00mHow to run Linux on RISC-V (with open hardware and open source FPGA tools)Drew Fustini · foss-north 2020
• 37mKeynote: RISC-V Launchpad ShowcaseTiffany Sparks · RISC-V Summit North America 2023
• 10mRocket Engines: Low Effort Design Reuse In RISC V ImplementationsPasquale Albert Magyar · 7th RISC-V Workshop 2017
• 22mBOOM v2: An Open Source Out Of Order RISC V CoreChristopher Celio · 7th RISC-V Workshop 2017
• 39mKeynote: Unleashing the Power of Data with RISC-VMartin Fink · 8th RISC-V Workshop Barcelona 2018