CoreScore like never before

on YouTube ↗02m

" summary

CoreScore measures how many RISC‑V SERVE cores fit into various FPGAs and claims a surprising top result of 10,000 RISC‑V cores packed onto a large AMD board using extreme replication. Initial approach uses each core printing unique messages through one giant multiplexer, which proved unroutable, so a compact alternative was implemented as a tiny ring bus "cervical" to simplify place and route and enable higher core counts in practice.

AI-written summary · about

" related talks

• 08mSERV: RISC-V for a Fistful of GatesOlof Kindgren · RISC-V Forum: Embedded Technologies 2021
• 18mRISC-V Performance DeliveredRabin Sugumar · RISC-V Summit North America 2025
• 15mSERV: 32-bit is the New 8-bitOlof Kindgren · RISC-V Summit 2022
• 03mSERV - A quick talk about a small CPUOlof Kindgren · ORConf 2023
• 12mGRVI Phalanx Update: Plowing The Cloud With Thousands Of RISC V ChickensJan Gray · 7th RISC-V Workshop 2017
• 21mAdaptable, Scalable and Predictable Computing with a Multi-threaded RISC-V Architectu...Henk Muller · RISC-V Summit 2022
• 21mKeynote: Building Data Center Scale SoC's using RISC-V at MetaPrahlad Venkatapuram · RISC-V Summit North America 2023
• 14mRISC-V Grows Up and Goes Big!John Min · RISC-V Forum: Embedded Technologies 2021