Empower Programmable Pipeline for Advanced Stateful Packet Processing

on YouTube ↗14m

" summary

Proposes RAPID: a pipeline extension that adds a low-cost side ring for fast backward state writes and uses speculative execution to avoid stalling, plus an enhanced P4 for programming. Builds an FPGA prototype and an ASIC emulator; shows 2–3× throughput and 1–2× latency improvement over blocking pipelines, with at most ~5% ASIC area/power overhead and low FPGA resource use. Demonstrates several stateful functions running correctly under these constraints.

AI-written summary · about

" chapters (9)

1. 0:00Stateful network functions intro
2. 2:30Complex stateful packet challenges
3. 4:39Traditional architecture decline
4. 6:47Efficient stateful network solutions
5. 8:16Speculative execution for stateful
6. 10:05RAPID architecture design
7. 12:13RAPID hardware prototype
8. 13:18RAPID performance improvements
9. 14:00Conclusion and future

" related talks

• 15mEnabling In-situ Programmability in Network Data Plane: From Architecture to LanguageYong Feng, Bin Liu, Ying Wan, Zhikang Chen, Haoyu Song, Wenquan Xu, Jiahao Li, Zijian Zhang, Tong Yun · 19th USENIX Symposium on Networked Systems Design and Implementation (NSDI '22)
• 15mWhen P4 Meets Run-to-completion ArchitectureFeng Gao, Xiaoliang Wang, Wenbo Li, Guihai Chen, Chen Tian, Jiaqi Zheng, Wanchun Dou, Hao Zheng, Xin Yan, Qingqing Zhao, Luyou He, Xiaofei Lai, Fuguang Huang · NSDI '25
• 16mRuntime Programmable SwitchesJiarong Xing, Kuo-Feng Hsu, Matty Kadosh, Alan Lo, Yonatan Piasetzky, Arvind Krishnamurthy, Ang Chen · 19th USENIX Symposium on Networked Systems Design and Implementation (NSDI '22)
• 16mState-Compute Replication: Parallelizing High-Speed Stateful Packet ProcessingSrinivas Narayana, Tao Wang, Anirudh Sivaraman, Gianni Antichi, Sebastiano Miano, Xiangyu Gao, Qiongwen Xu, Adithya Murugadass, Songyuan Zhang · NSDI '25
• 15mIsolation Mechanisms for High-Speed Packet-Processing PipelinesAurojit Panda, Tao Wang, Anirudh Sivaraman, Gianni Antichi, Xiangrui Yang · 19th USENIX Symposium on Networked Systems Design and Implementation (NSDI '22)
• 26mFaster Software Packet Processing on FPGA NICs with eBPF Program WarpingGiuseppe Siracusano, Roberto Bifulco, Marco Bonola, Giacomo Belocchi, Angelo Tulumello, Marco Spaziani Brunella, Giuseppe Bianchi · USENIX ATC '22
• 11mPacket Manipulator Processor A RISC V VLIW Core For Networking ApplicationsSalvatore Pontarelli · 7th RISC-V Workshop 2017
• 28mSafe, Modular Packet Pipeline ProgrammingDevon Loehr, David Walker · POPL 2022