Hackathon Presentations

on YouTube ↗45m

" summary

Students extend a RISC‑V CPU register file with real ECC prototypes using Codp Studio, trying Codp Studio register-file ECC with Hamming 38/32, 7‑4 Hamming and BCH(15,7) variants; one team reaches single‑bit correction across 32‑bit lanes while another aims for two‑error BCH at 60 bits per register. A separate group implements processing‑in‑memory for an A‑style benchmark and reports PIM offload yields 10x speedup*, 56× fewer bytes read by CPU and large cache‑miss reductions. A third group vectorizes softmax with RVV and polynomial approximations on Andes Ace toolchain.

AI-written summary · about

" chapters (8)

1. 0:00Introduction to hackathons
2. 1:08Codasip challenge overview
3. 3:48Student ECC solutions
4. 11:57Alternative error solutions
5. 17:44Tactical Computing challenge
6. 21:29PIM performance results
7. 38:14Andes optimization challenge
8. 44:51Conclusion and awards

" related talks

• 46mHackathon PresentationsJan-Eric Schärfrich · RISC-V Summit Europe 2024
• 13mDemo: RISC-V as an Enabler of Heterogeneous ComputeZdenek Prikryl · RISC-V Summit North America 2023
• 01h 12mPoster / Demo PreviewsJie Chen, Juan Fumero, Ekaterina Berezina, Wei Song, Chris Jones, Alberto Dassatti, Alex Bradbury, Mauro Olivieri, Zdenek Prikryl, Mary Bennett, Vasily Varaksin, Luke Kenneth Casson Leighton, Luca Carloni, Alexander Kamkin, Andrei Tatarnikov, Derek Atkins, Andrey Smolyarov, Christian Palmiero, Matt Cockrell, Christian Fabre, Nicolas Gaude, Hai Yu, Felix Kaiser, Heng Lin, Maja Malenko, Eric Matthews, Lesley Shannon, Paulo Matos, Lucas Morais, Aleksandar Pajkanovic, Matheus Ogleari, Shubhodeep Roy, Boris Shingarov, Christoph Schulz, Rui Hou, Dan Meng, Greg Sullivan, Robert Trout, Danny Ybarra · 8th RISC-V Workshop Barcelona 2018
• 53mPoster / Demo PreviewsSamuel Steffl · 7th RISC-V Workshop 2017
• 17mPoster/Demo PreviewsAtish Patra, Kevin McDermott, Shubhodeep Roy Choudhury, Gajinder Panesar, Andrea Bocco, Tiago Trevian Jost · RISC-V Workshop Chennai 2018
• 36mExploiting Buffer Overflows on RISC-VChristina Quast · KubeCon + CloudNativeCon + Open Source Summit China 2019
• 01h 10mWhy RISC-V Through ISA Customization DemonstrationKeith Graham · RISC-V Summit North America 2023
• 43mRISC-V CPU Project in Western DigitalZvonimir Z Bandić · ORConf 2018