Generate, Develop and Visualize Zephyr Platforms and Apps with Visual System Desig...
summary
An end-to-end open source flow ties Visual System Designer to Renode and Zephyr to generate device trees, platform descriptions and test binaries automatically; a demo compiles a generated board, runs it in Renode and shows a blinking LED and live temperature readings. A dashboard compiles ~600 Zephyr boards and supports 470 simulated targets (~75% coverage). The pipeline includes a device tree to renode converter, a component database and CI that reproduces demos and surfaces inconsistencies for contributors.
AI-written summary · about
chapters (11)
- 0:00Introduction
- 2:33Hardware ecosystem challenges
- 4:00Zephyr for hardware complexity
- 7:10Simulating with Renode
- 10:01Automating tests with dashboard
- 12:31Single source of truth
- 13:34Hardware data management tools
- 15:17Visual System Designer
- 24:44Live demo
- 31:47Future plans
- 33:40Q&A
related talks
40mGenerate, Develop and Visualize Zephyr Platforms and Apps with Visual System Desi...
34mRenode’s Zephyr Dashboard: Simulating 130+ Zephyr Platforms
45mAutomated, Simulation-Based Flow for Low-Cost FPGA-Accelerated Devices with Z...
18mKeynote: From Zephyr’s Structured Data to Traceable and Testable Open Hardware
55mZephyr: An Ideal Platform for Introducing Processes of Safety-Critical Embedded Systems
09mZephyr RTOS in Industry Research & Product Development
42mTaking Your Hardware to Production with Zephyr RTOS
48mBuild Zephyr for MicroBlaze-V FPGA Using Yocto Project