A Retargetable System-Level DBT Hypervisor
summary
Retargetable DBT hypervisor generates guest modules from an architecture description and combines an offline generator + JIT in a bare-metal VM to translate physical-address basic blocks, mirror guest MMU entries to host page tables, and reserve registers for fast emulation. Evaluation shows 2.21x speedup over Qemu on SPEC CPU2006 integer and up to 6.49x for floating point when running ARMv8-A guests on x86-64 host booting full-system Linux.
AI-written summary · about
chapters (13)
- 0:00Intro
- 0:20Overview
- 1:08Use Cases
- 2:32Positioning
- 5:53Offline Stage: GenSim
- 7:18High-level Architecture Description
- 8:37Generator Function
- 9:11Online Stage: Captive
- 9:35Execution Loop
- 10:29Basic block Translation
- 11:57Exploiting Architectural Features
- 12:33Evaluation
- 12:58Questions?
related talks
17mAccelerating Shared Library Execution in a DBT
13mRISC V Hypervisor Extensions
17mCrossMapping: Harmonizing Memory Consistency in Cross-ISA Binary Translation
32mDeveloping the RISC-V Hypervisor Extensions in QEMU
17mEMT: An OS Framework for New Memory Translation Architectures
44mBuild Your Own VM with JIT Compilation for Dummies
48mUpstreaming SVE in QEMU
25mModularizing CPU Semantics for Virtualization