Early Code Coverage Analysis Using RISC-V Virtual Platforms

on YouTube ↗13m

" summary

RISC-V virtual platforms produce non‑intrusive code coverage from full system simulation: a Sim5 simulator runs Zephyr with a TCP server, the test client sends specific commands (G, M, H) and the platform records a trace file that the VP C tool converts into a standard coverage report. The demo shows uncovered code becoming covered after sending distinct inputs, runs entirely before hardware exists, and scales to thousands of parallel instances for CI integration.

AI-written summary · about

" chapters (6)

1. 0:00Introduction
2. 2:13Software complexity challenges
3. 3:57Code coverage analysis basics
4. 6:01Demo setup overview
5. 8:30Live coverage analysis demo
6. 10:55Summary and benefits

" related talks

• 13mEarly RISC-V Software Verification with SIM-VLukas Jünger · embedded world 2023
• 17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...Larry Lapides · RISC-V Summit 2022
• 09mExploring RISC-V architectures with VPSim, a virtual prototyping environmentLilia Zaourar · RISC-V Summit Europe 2024
• 13mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2022
• 11mRunning Quake on RISC V with Virtual PlatformsKevin McDermott · embedded world 2022
• 10mRISC-V Virtual Platforms for Early RISC-V Embedded Software DevelopmentKevin McDermott, Lee Moore, Hugh O’Keeffe · 8th RISC-V Workshop Barcelona 2018
• 16mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2023
• 11mDemo: Accelerating SW Development and Validation of RISC-V Based DesignsKamal Desai · RISC-V Summit North America 2023