Synopsys Interview

on YouTube ↗02m

" summary

Synopsys presents concrete moves to support RISC‑V: it claims Arc 5 RISC‑V processor IP as a direct product extension, integrates a recent acquisition of a RISC‑V verification vendor to provide verification tools and architecture exploration flows, and ties those CPU IP and verification capabilities into its existing physical design and software toolchain. The roadmap emphasizes shipping integrated IP plus verification models rather than vague examples, and reports growing customer traction.

AI-written summary · about

" related talks

• 11mDriving SoC Innovation with Synopsys RISC-V SolutionsRich Collins · RISC-V Summit Europe 2024
• 14mDemo: More Than Point Tools: RISC-V SolutionsLarry Lapides · RISC-V Summit North America 2025
• 16mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2023
• 11mKeynote: Shaping the Future of Automotive Computing with RISC-VRich Collins · RISC-V Summit North America 2024
• 13mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2022
• 11mDemo: Accelerating SW Development and Validation of RISC-V Based DesignsKamal Desai · RISC-V Summit North America 2023
• 21mA Comparative Analysis of RISC-V Architecture Based on the RISC-V SoC DV ExperienceMoonki Jang · RISC-V Summit North America 2023
• 21mHow RISC V made the Quick Jump from Academia to IndustryStefan Dyckerhoff · RISC-V Summit 2019