ISA curriculum
summary
Course describes a concrete POWER ISA curriculum that teaches students to design an SoC end-to-end: front-end RTL with SystemVerilog, integrate and verify IP and SoC using the Libre-SoC toolchain, synthesize and prototype on FPGA, then run an open-source backend flow to generate GDSII for tape-out. Curriculum is a multi-university collaboration with industry partners (including IBM), maps specific labs and exercises to verification flows and tooling, and targets hands-on experience from architecture to chip files.
AI-written summary · about
chapters (7)
- 0:00Introduction to ISA curriculum
- 5:18Computer architecture basics
- 12:24Designing applications confidently
- 19:16Curriculum structure overview
- 25:36Practical implementation tips
- 31:06Industry-academia collaboration
- 36:08Q&A and closing remarks
related talks
24mTeaching Open Silicon Design in a Quarter: Using Cloud-based Open Agile EDA Platform
18mGiving Students A Byte of Open-Source: Advancing Hardware Education
11mGetting Started with the Free ISS for the OpenHW CORE-V IP Roadmap
09mEnd-to-end flow to automatically generate and integrate RISC-V ISA extensions
22mDemo: From Blueprint to Reality: Navigating SoC Tradeoffs, IP, and Ecosystem
15mA Common Software Development Environment for Many-core RISC-V based Hardware and Virtual Platforms
11mDriving SoC Innovation with Synopsys RISC-V Solutions
13mDesign for Differentiation: Architecture Licenses in RISC-V