From Open PDKs to Silicon: Progress at IHP
summary
IHP publishes usable open PDKs with analog/RF features (BiCMOS G2: Ft/Fmax ~350–450 GHz) plus an upcoming CMOS 5L MPW run starting mid‑July; initial digital offering includes an 84‑cell standard library and IO cells, and a Bazel RISC 64‑bit design (≈2.7M gate equivalents) runs at ~200 MHz. Tool work includes an EM Studio KLayout extension, NGSpice netlist support and KLayout PyCell API contributions. Open MPW terms: Apache‑2.0 release, open‑tool use, pricing ~€1,500→€900 per mm², 90 mm² min, 40 bare dies.
AI-written summary · about
chapters (12)
- 0:00Introduction
- 0:23IHP and its technology
- 1:51Open PDKs at IHP
- 2:34SG13G2 technology uses
- 3:37Design flows explained
- 5:21PDK progress and tasks
- 6:26Digital flow challenges
- 7:28Open PDK impact on software
- 8:54CMOS 5L technology
- 9:57CMOS 5L MPW shuttle
- 11:40Community contributions
- 13:49Q&A
related talks
16mIHP Open Source PDK: Announcement, Setup, Current State and Experiences, and look ahead
16mOpen-source silicon chips
19mFrom an Open-Source ISA to Open-Source HW to Open-Source Silicon
33mOpen Source Chip Design in the European Semiconductor Strategy
01h 13mWelcome & Keynote Sessions
11mWelcome
18mOpen Source Tools - Learn and Explore EDA...
16mPOWER OpenISA and Microwatt introduction