Software architecture for High-end IoT devices
summary
Corstone‑700 combines Cortex‑A and Cortex‑M cores with a hardware firewall IP and interrupt router to sandbox address spaces and route interrupts, plus an MHU for inter‑processor channels. Reference software uses OpenAMP and RPMsg today with 32‑bit value passing (shared memory planned), Trusted Firmware‑M as the secure root, and a tiny Linux XIP image (working prototype uses TinyLinux with XIP and cramfs, moving to littlefs). Yocto builds a single capsule image; a three‑CPU boot and RPMsg demo is running.
AI-written summary · about
chapters (10)
- 0:00Introduction to platform
- 1:08System architecture overview
- 2:01Koston 700 platform details
- 5:41Hardware security features
- 10:27Inter-processor communication
- 13:24Software stack example
- 18:05Boot flow explanation
- 21:23Reference implementation plans
- 23:57Future development plans
- 26:15Demo and Q&A
related talks
31mRunning Linux on Constrained IOT Device
39mSoftware Defined Hardware on Heterogeneous SoCs Using OpenAMP
37mImplement Safety with a RTOS Running as a Linux Companion Within...
20mEnabling the Full Power of a Multiprocessor SoC
29mShield Your Devices: The Strength of Open-Source Software and Hardware
11mOverview from Arm on what to expect
08mSecure Debug IoT on v8-M Cortex-M33
29mFuture-proofed microcontroller designs with FreeRTOS